anna university EC Digital Electronics Lecture notes EC Digital Electronics Lecture notes ANNA UNIVERSITY COMMON. 3 Question Bank EC Digital Electronics Question Bank with answers – SCT Edition Syllabus Regulation: Attachment Type: PDF. EC UNIT IDIGITAL ELECTRONICS MINIMIZATION TECHNIQUES AND LOGIC GATES 9 AP M. Morris Mano, Digital Design, 3 Edition, Prentice Hall of India Pvt. Ltd., / Pearson Education . ECE II TO VIII syllabus. Uploaded.

Author: Dujinn Fehn
Country: Zambia
Language: English (Spanish)
Genre: Marketing
Published (Last): 18 December 2016
Pages: 17
PDF File Size: 10.93 Mb
ePub File Size: 9.86 Mb
ISBN: 197-5-88373-477-5
Downloads: 43545
Price: Free* [*Free Regsitration Required]
Uploader: Sara

Distinguish between combinational and sequential logic circuits. What is Hamming code? Distinguish between fundamental mode and pulse mode operation of asynchronous. What is race round condition? What is code converter?

EC MJ Digital Electronics 3rd Semester Question Paper – Reg | Knowledge Adda

How will you convert a JK flip flop into a D flip flop. What do you mean by functional and timing simulation? Find the syntax errors in the following declarations note that names for primitive gates. How to find the location of parity bits in the Hamming code? BCD to seven segment decoder for decimal digits 0 through 9.

EC2203 MJ2014 Digital Electronics 3rd Semester Question Paper – Reg2008

A seven bit Hamming code is received as Draw the logic diagram of the digital circuit specified by. How does ROM retain information? Unit — I Boolean algebra and Logic Gates.


Draw the circuit of the minimal expression using only NAND gates. Posted by lee at 6: How is it avoided? The output is 1 when the. NAND gates the output function does not change.

Define Half and Full syllabus. Explain the operation of 4 to 10 line decoder with necessary logic diagram. Distinguish between synchronous and asynchronous sequential logic circuits. What is the minimum number of hexadecimal digits that the counter must have?

Summarize the design procedure for asynchronous sequential circuit. Unit — V Asynchronous Sequential Logic. Using a single IC ; draw the logic diagram of a 4 bit comparator. Define the critical rate and non critical rate. List electronlcs basic types of shift registers in terms of data movement. Define Master slave flip flop. Draw the state table for the machine.

Design a combinational circuit using a ROM ,that accepts a 3- bit number and. What is meant by critical race? How it is avoided? Distinguish between positive logic and negative logic. Give an example of a switching function that for which the MSP from is not unique.

When Y is 0; the output does not change for. What theorem is used when two terms in adjacent squares of K map are combined? Give an example of a switching function that contains only cyclic prime implicant.

  ACQ 201B PDF

EC2203 Digital Electronics Important Questions | Syllabus | 2 Marks with answers

Generate the even parity Hamming codes for the following binary data. Give short notes on Logic simulation and Logic synthesis. What is the objective of state assignment in asynchronous circuit?

Unit — II Combinational Logic. Use SR latch for implementation of the circuit. What is meant by weighted and non-weighted coding? When Y is 0,the output does not change for.

Write a short note on counter applications. Raja November 19, eletronics 5: What is the significance of state assignment? How many parity bits are required to form Hamming code if massage bits are 6?

When is a counter said to suffer from lock out? What are the advantages of shift registers? Derive the characteristic equation of a JK flip flop.

What are the steps for the analysis of asynchronous sequential circuit?